3. The output of a logic gate is 1 when all its inputs are at logic 0, the gate is either : [6marks]
4. Simplify the Boolean expression AB+ (AC) `+AB`C(AB+C)
5. Use the Design Procedure to design a device that will change serial data to parallel data,
Comments
Leave a comment